

**EUROPEAN PATENT APPLICATION**

Application number: 88303505.7

Int. Cl.<sup>4</sup>: H01J 37/32 , H01L 21/205

Date of filing: 19.04.88

The title of the invention has been amended (Guidelines for Examination in the EPO, A-III, 7.3).

Applicant: **THE BOARD OF TRUSTEES OF THE LELAND STANFORD JUNIOR UNIVERSITY**

Stanford, CA 94305(US)

Priority: 21.04.87 US 40909

Inventor: **Moslehi, Mehrdad Mahmud**  
 The Leland Stanford Junior University  
 Stanford California 94305(US)  
 Inventor: **Saraswat, Krishna Chandra**  
 22435 Santa Paula Avenue  
 Cupertino California 95014(US)

Designated Contracting States:  
**DE FR GB**

Representative: **Cross, Rupert Edward Blount et al**  
**BOULT, WADE & TENNANT** 27 Furnival Street  
 London EC4A 1PQ(GB)

**Plasma reactor for CVD.**

A cold-wall single-wafer rapid thermal/microwave remote plasma multiprocessing reactor is disclosed, comprising a vacuum chamber (10) having means (14) for mounting a wafer (12) in the chamber (10), means (36) for providing optical flux mounted adjacent one wall facing the back side of the wafer (12) for optical heating of the wafer (12), and ports (18, 20) for plasma injection such that remote plasma can be generated and guided into the chamber (10). Ports are provided for gas injection both through the plasma generating chamber and for non-plasma injection (32). The plasma and non-plasma ports are connected through separate manifolds (50, 54; 52) to a plurality of gas sources (30). The reactor design is such that several wafer processing steps can be done sequentially in-situ, while providing for optimization of each processing step.




FIG. -1

## A PLASMA REACTOR

This invention relates to a plasma reactor as described in the following:

Future technological advancements in integrated electronics will require development of flexible custom fabrication technology for custom VLSI systems. Present semiconductor wafer processing is based on batch processing technology, i.e., the processing of a plurality of wafers in a given furnace through a single process step, after which the wafers are moved to a different furnace which is dedicated to a different process step.

Low temperatures and short processing times are essential requirements of future VLSI processing. This is especially true with the tremendous growth in the business of producing application-specific integrated circuits (ASIC) which by definition are produced in limited quantities, and on which the customer demands rapid turn-around. Reproducible growth of the thin film dielectrics necessary to VLSI devices is difficult in the hot-wall furnaces commonly used today due to the long ambient and temperature transient times and constant furnace temperatures. A further difficulty with known furnaces is that it is highly desirable to be able to continuously monitor wafer processing; however, since most standard furnaces are designed to be efficient only for multiwafer processing, extensive in-situ real time measurements are difficult to perform.

A related problem in the semiconductor wafer processing field is the need to develop a reliable process for in-situ fabrication of tungsten-gate MOS devices. The fabrication of such devices requires the growth of a gate dielectric by rapid thermal oxidation (RTO) and rapid thermal nitridation (RTN) cycles followed by a non-selective tungsten deposition to form the gate electrode. Rapid thermal oxidation and nitridation (RTO and RTN) of silicon in oxygen and ammonia ambients has already been recognized as an attractive technique for the growth of silicon nitride, silicon dioxide, nitrided oxides, oxidized nitrides, and application-specific (custom tailored) insulators. Tungsten is known to be quite attractive as an MOS gate material, as disclosed by S. Iwata, et al., "A New Tungsten Gate Process for VLSI Application," IEEE Transactions on Electron Devices, Vol. ED-31, No. 9, pp. 1174-1179, 1984. However, a reliable process for in-situ formation of tungsten gate electrodes has not been developed. Recently, blanket tungsten films were reported to be deposited on silicon dioxide  $\text{SiO}_2$  films at substrate temperatures below  $450^\circ\text{C}$  by photo enhanced and microwave plasma enhanced hydrogen plasma chemical vapor deposition (CVD) techniques. See S. Tsuzuku, et al., "Blanket Tungsten Film Formation by Photo Enhanced and Plasma Enhanced Chemical Vapor Deposition," Electrochemical Society Fall Meeting, ECS Vol. 86-2, p. 500, 1986. However, the reproducibility of this process in a commercial environment has not been demonstrated. Moreover, it is not apparent that this process will overcome the classic problems with formation of tungsten gate MOS VLSI devices, i.e., the poor adhesion of tungsten to insulating layers, channeling of implanted dopants through the tungsten gate, lack of oxidation resistance, and gate dielectric degradation.

Among other growth and deposition processes for the formation of VLSI devices, low-pressure chemical-vapor deposition (LPCVD) of tungsten has emerged as a viable technology for the formation of MOS gate electrodes, low resistivity contacts and contact barriers, multilevel interconnections, and reduction of source/drain parasitic resistance. See Kobayashi, et al., "Non-Selective Tungsten CVD Technology for Gate Electrodes and Interconnection," Proceedings Third Int'l. IEEE VLSI Multilevel Interconnection Conference, pp. 436-442, 1986. However, conventional hot-wall LPCVD furnaces are not appropriate for reproducible high-rate tungsten deposition and nonselective formation of tungsten on insulators. Present hot wall furnaces suffer from depositing of tungsten on the walls of the furnace, reducing the efficiency of the furnace and eventually requiring disassembly of the furnace for cleaning.

Tungsten gate electrode fabrication by known sputtering techniques requires very pure targets to minimize mobile ion contamination and special effort is needed to reduce sputtering-induced gate damage. Tungsten deposition has also been tried using conventional LPCVD furnaces, operating at temperatures below  $400^\circ\text{C}$ . The processes implemented have included silicon reduction of  $\text{WF}_6$ , which is a selective, self-limiting deposition process; hydrogen reduction of  $\text{WF}_6$  which is a selective process; blanket deposition of tungsten in  $\text{WF}_6 + \text{H}_2 + \text{SiH}_4$ , which is accomplished with an injection of silane for the gate electrode formation; and, silicon or hydrogen reduction of  $\text{WCl}_6$ , resulting in non-selective deposition at high temperatures. None of these processes have proven to be capable of reliably defining tungsten gate electrodes in small geometry devices.

According to this invention there is provided a plasma reactor, for in-situ growth and deposition of layers on a wafer, characterised by a vacuum chamber including top, bottom and side walls; means for supporting a wafer with a top side of said wafer to be processed facing the bottom of said chamber; at least

one quartz discharge tube mounted in said bottom of said chamber facing said wafer top side for conveying plasma gas from a remote plasma generating chamber located outside of said vacuum chamber to said vacuum chamber; means mounted adjacent to the top surface of said chamber facing said wafer for heating the rear surface of said wafer; and at least one non-plasma injector port connected through a non-plasma manifold to a plurality of gas sources for selectively conveying gas to said chamber whereby a plurality of processes affecting said wafer may be carried out without removing said wafer from said chamber.

The invention provides a cold wall, single wafer, rapid thermal/microwave remote plasma multiprocessing (RTMRPM) reactor for in-situ growth and deposition of dielectrics, silicon, and metals including silicon nitride, oxide and oxynitrides, as well as epitaxy of silicon, germanium, silicon carbide and diamond.

The reactor is efficient at low temperatures and has reduced processing times for VLSI processing in order to enhance the utility of the reactor in the production of high yield, low quantity, application-specific integrated circuits.

The reactor provides for in-situ multiprocessing of semiconductor wafers, thus eliminating the contamination of wafers that results from carrying the wafer from furnace to furnace, thereby enhancing the yield of the reactor.

The reactor can enhance equipment versatility and allow for flexible computer aided manufacturing of custom VLSI circuitry.

The reactor is particularly useful for carrying out a process of selective or non-selective tungsten deposition, since it provides for highly selective high rate non-plasma deposition of tungsten, or a non-selective deposition of tungsten by plasma excitation. The reactor also offers the capability of LPCVD of tungsten compounds, as well as the possibility of photonic excitation of ambient species.

The invention will now be described by way of example with reference to the drawings, in which:-

Fig. 1 is a schematic of a reactor according to the invention;

Fig. 2 is a schematic of the gas distribution system for the reactor of Fig. 1 together with a connection chart showing which gases are available through respective manifolds to plasma and non-plasma ports;

Fig. 3 is a graph of the capacitance-voltage characteristics of MOS devices fabricated using the reactor of Fig. 1; and

Fig. 4 is a graph of the surface-state density distribution of tungsten gate devices fabricated using the reactor of Fig. 1.

Referring to the figures which show in schematic form a reactor 8 according to this invention, Fig. 1 is a schematic of the reactor and its accompanying equipment. The reactor 8 comprises a vacuum chamber 10, preferably water cooled in accordance with known technology. Inside the chamber 10, a silicon wafer 12 sits on a plurality of low thermal mass quartz pins 14. A top processed side 16 of the wafer 12 is shown facing the end cone 17 of a quartz discharge tube 18 which conveys plasma from a remote microwave plasma generating cavity 20 to the vacuum chamber 10.

As shown in greater detail in FIG 2, the preferred embodiment of the vacuum chamber 10 includes a plurality of radially spaced discharge tubes 18. The remote microwave plasma generator cavity 20 is driven by a microwave generator 22 and controlled using a tuner and power meter 24. Tuning pins 26 are provided to control the generation of plasma in the cavity 20, which then flows through the quartz discharge tube 18 into the chamber 10. A gas injector line 28 provides a coupling from the microwave cavity 20 and the plasma injector tube 18 to a manifold and a plurality of gas sources comprising a gas distribution system 30 shown in greater detail in FIG 2. The same gas sources provide gas to flow through a separate manifold, also shown in FIG 2, into the vacuum chamber 10 through non-plasma gas injector port 32. At least one of these ports must be provided; a plurality of non-plasma gas injector ports 32 may be provided to ensure even gas distribution throughout the vacuum chamber. The vacuum in the chamber is maintained using a pumping system 34 designed in accordance with known technology.

Heating of the wafer 12 is accomplished by providing a plurality of tungsten-halogen lamps 36 mounted adjacent one wall of the vacuum chamber facing the rear surface 38 of the wafer 12. In a preferred embodiment, the lamps 36 are arrayed in a crosswise, overlapping fashion to insure an even distribution of the optical heating flux 40 which is shown reaching the rear surface 38 of the wafer through a water cooled quartz window 42. By following these design principles, the wafer 12 temperature can be controlled over a range from room temperature to 1150°C for periods ranging from several seconds up to many minutes. By providing the remote microwave plasma generation, a gas distribution system 30 available through plasma and/or non-plasma ports, as shown in the preferred embodiment, the external heating source 36 conveying optical heating flux through water cooled quartz window 42, multiple processes may be performed on a single wafer without handling the wafer, or removing the wafer from one reactor to another, thereby maximizing the possibility of sequential, in-situ processing. The reactor as designed enhances equipment

versatility, improves process reproducibility and uniformity, increases growth and deposition rates of layers defined by the processes provided by this invention, and thereby effectively achieves in-situ semiconductor multiprocessing.

The remote plasma is generated for conveyance to the vacuum chamber 10 through quartz discharge tube 18 by a microwave discharge cavity 20 operating at 2450 MHz (S band) in the preferred embodiment. In contrast to the conventional localized plasma techniques used in conventional semiconductor wafer processing, the use of this remote microwave plasma approach allows selective and controlled generation of specific plasma species simultaneously with injection of additional non-plasma gases into the process chamber without having to deal with the complications arising from the gas discharge in a composite gas ambient. The availability of remote plasma processing together with remote optical heating, the optical flux being conveyed through a water cooled window in the water cooled vacuum chamber allows low temperature dielectric growth and CVD of insulators and semiconductors. It has also allowed the development of several new processes for non-selective deposition of tungsten and its compounds (e.g., nitrides) on insulating layers for MOS gate applications. This system configuration is very flexible for in-situ multiprocessing because it allows rapid cycling of ambient gases, temperature and plasma with negligible cross-contamination and process memory effects. As a result, the reactor optimizes the process designers' ability to use computer aided manufacturing (CAM) for custom VLSI circuits.

A further important feature hereof that leads to its flexibility in the process design is the gas distribution network 30 shown in detail in FIG 2. As shown in FIG 2, the distribution network includes three manifolds 50, 52, 54 that are connected to a plurality of gas sources in a manner schematically shown in the connection chart at the upper left of the figure. The connection chart in which the gases are shown on the vertical axis and the manifolds on the horizontal axis can be interpreted by the convention that black at an intersection indicates the existence of a connection through the indicated manifold, while white at the intersection indicates that no connection is available. The gases made available through the manifolds are clearly displayed on the top of FIG 2, although in addition to the ones shown, available gases may include  $\text{NF}_3$ , heated  $\text{WCl}_6$  solid source,  $\text{SiF}_4$  and others indicated to be available by the letters X1, X2 and X3. FIG 2 also more clearly shows the fact that in the preferred embodiment, eight discharge tubes 18, each of the same general design as that shown in FIG 1, are connected to the vacuum chamber 10. The tubes 18 are provided in a radially regular array around the region where the silicon wafer is to be mounted, with the tubes preferably angled toward the wafer to provide an even distribution of plasma over the surface of the wafer. Microwave cavities 20 are provided at the entrance to each of the discharge tubes 18.

In a preferred embodiment, a sapphire window is provided in the central region left vacant by the regular radial spacing of the ports of the discharge tubes, this sapphire window being directly below the process top surface 16 of the wafer. An ultraviolet or laser source may be provided outside the vacuum chamber facing this window for photon enhancing processing of the wafer. Also, continuous process monitoring may be achieved through this sapphire window that faces the processed surface of the wafer. The FIG 2 schematic also shows a single non-plasma gas injector 32, although more than one injector may be provided to achieve even gas distribution throughout the vacuum chamber.

It has been found that the reactor lends itself to several applications including the formation of thin dielectrics on silicon (plasma or non-plasma) comprising oxides (formed by rapid thermal oxidation, RTO) and nitrides (formed by rapid thermal nitridation, RTN), nitroxides (RTO/RTN) and oxynitrides (RTN/RTO) as well as formation of application specific dielectrics (e.g., RTO/ rapid thermal annealing, RTA/RTN). The process is also useful for the formation of dielectrics on germanium and gallium arsenide, using plasma RTN for Ge/CMOS with germanium nitride, and plasma RTN for GaAs (surface passivation and MISFETs). The reactor is also highly useful for LPCVD of dielectrics and semiconductor epitaxy, including LPCVD of silicon nitride, oxide, and oxynitrides and epitaxy Si, Ge, and diamond.

A major use of the reactor herein is to be the formation of tungsten gates and interconnections, especially the plasma non-selective deposition of gates, the non-plasma selective deposition of contacts and interconnections,  $\text{NC}_2$  tungsten gate MOS processing and gate engineering, and plasma and non-plasma LPCVD of tungsten nitrides. As used in this application, "selective" means that the deposition of the tungsten occurs only on silicon or metal, while non-selective deposition refers to blanket deposition over the surface being worked by the tungsten.

More specifically, a critical focus of the process development effort for this reactor was to develop reliable processes for in-situ fabrication of tungsten gate MOS devices. In the multiprocessing environment of this invention, this required the growth of gate dielectric by RTO and RTN cycles, followed by a non-selective tungsten deposition process to form the electrode.

A variety of selective and non-selective processes for tungsten deposition were investigated in this work. Table 1 presents a summary of the tungsten deposition processes developed using the disclosed

multiprocessing reactor. These techniques are grouped based on the plasma condition and the injection mode of various ambient gases. The depositions were studied extensively in a wide range of gas flows, pressure, and substrate temperature.

Table 1: Various types of plasma and nonplasma tungsten LPCVD processes.

TUNGSTEN DEPOSITION PROCESSES				
Deposition Type	Gases through the Quartz Tube	Gases through the Side Ports	Microwave Power	Deposition Condition
A	None	$WF_6 + Ar$	OFF	Selective
B	None	$WF_6 + H_2$	OFF	Selective
C	Ar	$WF_6 + H_2$	OFF	Selective
D	$SiF_4$	$WF_6 + H_2$	OFF	Selective
E	$H_2$	$WF_6$	OFF	Selective
F	$H_2$	$WF_6$	ON	Nonselective
G	$Ar + H_2$	$WF_6$	ON	Nonselective
H	Ar	$WF_6 + H_2$	ON	Nonselective
I	$WF_6 + Ar$	$H_2$	ON	Nonselective
J	$N_2 + H_2$	$WF_6$	ON	Nonselective
K	$NH_3 + H_2$	$WF_6$	ON	Nonselective
L	$NH_3 + H_2$	$WF_6$	OFF	Nonselective

When  $WF_6$  or a mixture of  $WF_6 + H_2$  was injected through the non-plasma port, generation of  $H_2$  plasma, Ar plasma, or  $Ar + H_2$  plasma in the quartz tube promoted non-selective tungsten deposition on insulating surfaces. Addition of Ar to  $H_2$  enhances the plasma emission intensity and density of available atomic hydrogen, a critical facet in several processes in making it non-selective. Another non-selective deposition technique developed in this work employed  $WF_6 + Ar$  plasma along with non-plasma  $H_2$ . Under appropriate experimental conditions none of these non-selective deposition techniques caused tungsten deposition on the chamber walls or inside the quartz tube. It should be noted that the chamber can be cleaned using plasma techniques without dismantling.

The mixture of  $NH_3 + H_2$  and  $WF_6$  always resulted in non-selective deposition for both plasma and non-plasma types of processes. Moreover, the combination of  $N_2 + H_2$  plasma and  $WF_6$  also resulted in non-selective metallic film deposition. The films deposited by any of the last three techniques in Table 1 (rows J, K, L) had higher resistivities compared to pure tungsten and were expected to be tungsten nitride compounds. The surface morphology and stability of the CVD tungsten nitrides were functions of the deposition technique and experimental conditions. Tungsten nitride may exhibit useful properties such as oxidation resistance, diffusion barrier, and ion implant channeling stop. Tungsten nitride films could also be formed by RTN of tungsten layers. The tungsten films nitrided at the highest temperature (1000°C or more) were powdery; however, the films nitrided at lower temperatures (e.g., 825°C) were stable. According to the Auger depth profiles the films nitrided at 825°C and above were tungsten oxynitrides. Good adhesion

of non-selectively deposited tungsten films to insulators was obtained for tungsten films even thicker than 1  $\mu\text{m}$ . In some instances, one initial tungsten deposition cycle was followed by another type of deposition in order to obtain optimal adhesion and uniformity properties.

Any combination of  $\text{WF}_6/\text{H}_2/\text{Ar}$  without plasma discharge (rows A through E in Table 1) resulted in very selective tungsten depositions only on exposed silicon areas. The selective depositions were performed in a wide range of gas flow rates, pressure, and temperature and selectivity was maintained for tungsten deposition thickness well over 1  $\mu\text{m}$ . Compared to a furnace, the single-wafer cold-wall reactor offers a much larger processing window for selective processes without loss of selectivity after long times at elevated temperatures as much as  $450^\circ\text{C}$ .  $\text{SiF}_4$  is known to retard the silicon reduction reaction of  $\text{WF}_6$ . Selectivity was also preserved in a mixture of  $\text{WF}_6/\text{H}_2/\text{SiF}_4$  even at temperatures as high as  $650^\circ\text{C}$ . This indicated that in contrast to  $\text{SiH}_4$  (injected in prior art process work to stop selectivity),  $\text{SiF}_4$  cannot initiate non-selective tungsten deposition even at very high deposition temperatures. The mixture of  $\text{H}_2$  and  $\text{SiF}_4$  did not result in any silicon deposition at temperatures as high as  $650^\circ\text{C}$ .

All of the non-selective deposition techniques developed in this work are applicable to in-situ fabrication of metal gate MOS devices. Various MOS devices were successfully fabricated using these techniques. As an example, FIG 3 plots the high and low frequency capacitance-voltage (C-V) characteristics of an MOS device with RTMRPM-deposited tungsten gate and without any final forming gas anneal. Nearly 300  $\text{\AA}$  thick gate oxide was grown in a furnace in dry oxygen ambient at  $950^\circ\text{C}$  for 60 min Ar anneal at the same temperature. In these particular devices, the initial tungsten nucleation on gate oxide was promoted by a plasma deposition process (row G in Table 1) and this cycle was followed by a non-plasma deposition cycle (row E in Table 1) to make the film thicker. As indicated by the C-V characteristics, the devices exhibit respectable performance and negligible plasma damage. The oxide thickness measured by ellipsometry (308  $\text{\AA}$ ) and extracted from the C-V data (303  $\text{\AA}$ ) were similar which implies that no reduction of  $\text{SiO}_2$  occurred during the initial plasma deposition cycle. Assuming negligible fixed oxide charge density, the flatband voltage value (0.54 V) indicates that the gate work function is located near the silicon midgap which is what should be expected from tungsten and should be ideal for NMOS as well as PMOS devices. The surface-state density distribution plotted in FIG 4 shows a midgap value of  $6 \times 10^{10} \text{ eV}^{-1}\text{cm}^{-2}$ . This value is relatively low for an unannealed MOS device. There may have been a possibility of some hydrogen annealing during the tungsten deposition process.

In summary, this novel rapid thermal/remote microwave plasma multiprocessing technique has clear merits for in-situ fabrication of future high-performance MOS VLSI circuits.

## Claims

1. A plasma reactor, for in-situ growth and deposition of layers on a wafer, characterised by a vacuum chamber (10) including top, bottom and side walls; means (14) for supporting a wafer (12) with a top side (16) of said wafer (12) to be processed facing the bottom of said chamber (10); at least one quartz discharge tube (18) mounted in said bottom of said chamber (10) facing said wafer top side (16) for conveying plasma gas from a remote plasma generating chamber (20) located outside of said vacuum chamber (10) to said vacuum chamber (10); means (36) mounted adjacent to the top surface of said chamber (10) facing said wafer (12) for heating the rear surface (38) of said wafer (12); and at least one non-plasma injector port (32) connected through a non-plasma manifold (52) to a plurality of gas sources (30) for selectively conveying gas to said chamber (10) whereby a plurality of processes affecting said wafer (12) may be carried out without removing said wafer (12) from said chamber (10).
2. A reactor as claimed in Claim 1, characterised by a remote plasma generation chamber (20) having an output coupled to said chamber (10) through said quartz discharge tube (18), and in that the input to said remote cavity (20) is coupled through a gas distribution manifold (50, 54) to said plurality of gas sources (30) for growth and deposition of layers on said wafer (12).
3. A reactor as claimed in Claim 1 or Claim 2, characterised in that said heating means comprises an array of lamps (36) positioned outside said chamber (10) and facing said wafer (12) through a window (42) in said top wall of said chamber (10).
4. A reactor as claimed in Claim 3, characterised in that said lamps (36) are tungsten-halogen lamps, said window (42) comprising a quartz window for passing the optical flux to said wafer (12).
5. A reactor as claimed in any preceding claim, characterised by a plurality of said quartz discharge tubes (18) arranged in a regularly radially spaced array facing said wafer top side (16) for conveying plasma gas evenly to said wafer top side (16).

6. A reactor as claimed in Claim 5, characterised in that said discharge tubes (18) surround a sapphire window in the bottom of said chamber (10) whereby photon enhanced processing using laser or ultraviolet can be achieved.


7. A reactor as claimed in Claim 5 or Claim 6, characterised in that each of said quartz discharge tubes (18) has an exhaust end (17) emptying into said chamber (10), the exhaust ends (17) being arranged in a circle concentric with the center of said wafer (12).

8. A reactor as claimed in Claim 7, characterised in that said tubes (18) are regularly radially spaced around said circle and mounted at an angle toward the center of said circle for conveying said plasma to said wafer (12).


9. A method of using a reactor as claimed in any preceding claim, for use in fabricating tungsten-gate MOS devices, characterised by the steps of in-situ growth of a gate dielectric by rapid thermal oxidation and rapid thermal nitridation cycles followed by a non-selective tungsten deposition process to form the gate electrode.

10. A method as claimed in Claim 9, characterised in that the tungsten deposition step comprises the steps of injecting  $WF_6$ , or  $WF_6 + H_2$  through said non-plasma port (32), and injecting  $H_2$  plasma, Ar plasma or Ar +  $H_2$  plasma through said plasma port to non-selectively deposit tungsten on insulating surfaces.

11. A method of using a reactor as claimed in any one of Claims 1 to 8, for selectively depositing tungsten on exposed silicon areas of said wafer, characterised by the step of flowing any combination of  $WF_6$ : $H_2$ :Ar without plasma discharge into said chamber (10) at temperatures up to 450°C.







F 192




FIG.-3




FIG.-4



**EUROPEAN PATENT APPLICATION**

Application number: 88303505.7

Int. Cl.<sup>5</sup>: **H01J 37/32, H01L 21/205,  
C23C 16/50**

Date of filing: 19.04.88

Priority: 21.04.87 US 40909

Date of publication of application:  
17.11.88 Bulletin 88/46

Designated Contracting States:  
**DE FR GB**

Date of deferred publication of the search report:  
09.01.91 Bulletin 91/02

Applicant: **THE BOARD OF TRUSTEES OF THE  
LELAND STANFORD JUNIOR UNIVERSITY  
Encina 105 Stanford University**

**Stanford California 94305(US)**


Inventor: **Moslehi, Mehrdad Mahmud  
The Leland Stanford Junior University  
Stanford California 94305(US)**  
Inventor: **Saraswat, Krishna Chandra  
22435 Santa Paula Avenue  
Cupertino California 95014(US)**

Representative: **Cross, Rupert Edward Blount  
et al  
BOULT, WADE & TENNANT 27 Farnival  
Street  
London EC4A 1PQ(GB)**

**Plasma reactor for CVD.**

A cold-wall single-wafer rapid thermal/microwave remote plasma multiprocessing reactor is disclosed, comprising a vacuum chamber (10) having means (14) for mounting a wafer (12) in the chamber (10), means (36) for providing optical flux mounted adjacent one wall facing the back side of the wafer (12) for optical heating of the wafer (12), and ports (18, 20) for plasma injection such that remote plasma can be generated and guided into the chamber (10).\*

Ports are provided for gas injection both through the plasma generating chamber and for non-plasma injection (32). The plasma and non-plasma ports are connected through separate manifolds to a plurality of gas sources (30). The reactor design is such that several wafer processing steps can be done sequentially in-situ, while providing for optimization of each processing step.





European  
Patent Office

## EUROPEAN SEARCH REPORT

Application Number

EP 88 30 3505

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
P,X	US-A-4 724 159 (S. YAMAZAKI) * column 2, line 1 - column 3, line 41; claims 1,2,4,6; figure 1 - - -	1-4	H 01 J 37/32 H 01 L 21/205 C 23 C 16/50
P,A		6	
P,A	US-A-4 687 544 (R.L. BERSIN) * claims 12-16,18-22; figure 1 * - - -	1-4,6	
D,A	EXTENDED ABSTRACTS OF THE FALL MEETING vol. 86-2, 19-24 October 1986, page 500, San Diego, California; Princeton, NJ, US; S. TSUZUKU et al.: "Blanket-enhanced and Plasma-enhanced Chemical Vapor Deposition" * the whole document * - - -	1,2,6,9,10	
A	EP-A-0 212 924 (HITACHI LTD.) * page 3, line 2 - page 4, line 17; page 13, line 24 - page 14, line 5; figure 1 * - - -	1-4,6	
A	US-A-4 401 054 (S. MATSUO et al.) * column 6, lines 26-34; column 12, line 66 - column 13, line 13; figures 3,10; claims 1,2 * - - -	1,2	
A	PATENT ABSTRACTS OF JAPAN vol. 10, no. 49 (C-330)(2106), 26 February 1986; & JP-A-60194065 (HITACHI SEISAKUSHO K.K.) 02.10.1985 - - -	1,2,5,7,8	
A	JOURNAL OF VACUUM SCIENCE & TECHNOLOGY / A vol. 4, no. 3, part 1, May/June 1986, pages 681-688, Woodbury, NY, US; G. LUCOVSKY et al.: "Deposition of silicon dioxide and silicon nitride by remote plasma enhanced chemical vapor deposition" * figures 1,2 * - - - - -	1,2	
The present search report has been drawn up for all claims			
Place of search		Date of completion of search	Examiner
B rlin		12 July 90	KLOPFENSTEIN P R
<b>CATEGORY OF CITED DOCUMENTS</b> X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

1